# Low Voltage 2:8 Differential Fanout Buffer ECL/PECL Compatible


The MC100LVE310 is a low voltage, low skew 2:8 differential ECL fanout buffer designed with clock distribution in mind. The device features fully differential clock paths to minimize both device and system skew. The LVE310 offers two selectable clock inputs to allow for redundant or test clocks to be incorporated into the system clock trees. The MC100E310 is pin compatible to the National 100310 device. The MC100LVE310 works from a -3.3V supply while the MC100E310 provides identical function and performance from a standard -4.5V 100E voltage supply.

- Dual Differential Fanout Buffers
- 200ps Part–to–Part Skew
- 50ps Output-to-Output Skew
- Low Voltage ECL/PECL Compatible
- 28-lead PLCC Packaging

For applications which require a single–ended input, the V<sub>BB</sub> reference voltage is supplied. For single–ended input applications the V<sub>BB</sub> reference should be connected to the CLK input and bypassed to ground via a 0.01 $\mu$ f capacitor. The input signal is then driven into the CLK input.


To ensure that the tight skew specification is met it is necessary that both sides of the differential output are terminated into  $50\Omega$ , even if only one side is being used. In most applications all nine differential pairs will be used and therefore terminated. In the case where fewer than nine pairs are used it is necessary to terminate at least the output pairs adjacent to the output pair being used in order to maintain minimum skew. Failure to follow this guideline will result in small degradations of propagation delay (on the order of 10–20ps) of the outputs being used, while not catastrophic to most designs this will result in an increase in skew. Note that the package corners isolate outputs from one another such that the guideline expressed above holds only for outputs on the same side of the package.

The MC100LVE310, as with most ECL devices, can be operated from a positive V<sub>CC</sub> supply in PECL mode. This allows the LVE310 to be used for high performance clock distribution in +3.3V systems. Designers can take advantage of the LVE310's performance to distribute low skew clocks across the backplane or the board. In a PECL environment series or Thevenin line terminations are typically used as they require no additional power supplies, if parallel termination is desired a terminating voltage of V<sub>CC</sub>-2.0V will need to be provided. For more information on using PECL, designers should refer to Motorola Application Note AN1406/D.






7/95



**PIN NAMES** 

Pins	Function
CLKa, CLKb	Differential Input Pairs
Q0:7	Differential Outputs
V <sub>BB</sub>	V <sub>BB</sub> Output
CLK_SEL	Input Clock Select
CLK_SEL	Input Clock
0	CLKa Selected
1	CLKb Selected

LOGIC SYMBOL



#### MC100LVE310 ECL DC CHARACTERISTICS

			–40°C			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Unit									
VOH	Output HIGH Voltage	-1.085	-1.005	-0.880	-1.025	-0.955	-0.880	-1.025	-0.955	-0.880	-1.025	-0.955	-0.880	V
VOL	Output LOW Voltage	-1.830	-1.695	-1.555	-1.810	-1.705	-1.620	-1.810	-1.705	-1.620	-1.810	-1.705	-1.620	V
VIH	Input HIGH Voltage	-1.165		-0.880	-1.165		-0.880	-1.165		-0.880	-1.165		-0.880	V
VIL	Input LOW Voltage	-1.810		-1.475	-1.810		-1.475	-1.810		-1.475	-1.810		-1.475	V
V <sub>BB</sub>	Output Reference Voltage	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
V <sub>EE</sub>	Power Supply Voltage	-3.0		-3.8	-3.0		-3.8	-3.0		-3.8	-3.0		-3.8	V
Чн	Input HIGH Current			150			150			150			150	μΑ
IEE	Power Supply Current		55	60		55	60		55	60		65	70	mA

### MC100LVE310 PECL DC CHARACTERISTICS

			–40°C			0°C			25°C					
Symbol	Characteristic	Min	Тур	Max	Unit									
V <sub>OH</sub>	Output HIGH Voltage <sup>1</sup>	2.215	2.295	2.42	2.275	2.345	2.420	2.275	2.345	2.420	2.275	2.345	2.420	V
V <sub>OL</sub>	Output LOW Voltage <sup>1</sup>	1.47	1.605	1.745	1.490	1.595	1.680	1.490	1.595	1.680	1.490	1.595	1.680	V
VIH	Input HIGH Voltage <sup>1</sup>	2.135		2.420	2.135		2.420	2.135		2.420	2.135		2.420	V
VIL	Input LOW Voltage <sup>1</sup>	1.490		1.825	1.490		1.825	1.490		1.825	1.490		1.825	V
V <sub>BB</sub>	Output Reference Voltage <sup>1</sup>	1.92		2.04	1.92		2.04	1.92		2.04	1.92		2.04	V
V <sub>CC</sub>	Power Supply Voltage	3.0		3.8	3.0		3.8	3.0		3.8	3.0		3.8	V
Чн	Input HIGH Current			150			150			150			150	μΑ
I <sub>EE</sub>	Power Supply Current		55	60		55	60		55	60		65	70	mA

1. These values are for V<sub>CC</sub> = 3.3V. Level Specifications will vary 1:1 with V<sub>CC</sub>.

# MC100LVE310

AC CHARACTERISTICS ( $V_{EE} = V_{EE}$  (min) to  $V_{EE}$  (max);  $V_{CC} = V_{CCO} = GND$ )

		–40°C			0°C			25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Unit	Condition									
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay to Output IN (differential) IN (single–ended)	525 500		725 750	550 525		750 775	550 550		750 800	575 600		775 850	ps	Note 1 Note 2
<sup>t</sup> skew	Within–Device Skew Part–to–Part Skew (Diff)			75 250			75 200			50 200			50 200	ps	Note 3
V <sub>PP</sub>	Minimum Input Swing	500			500			500			500			mV	Note 4
VCMR	Common Mode Range	-1.5		-0.4	-1.5		-0.4	-1.5		-0.4	-1.5		-0.4	V	Note 5
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time	200		600	200		600	200		600	200		600	ps	20%-80%

1. The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing point of the differential output signals. See *Definitions and Testing of ECLinPS AC Parameters* in Chapter 1 (page 1–12) of the Motorola High Performance ECL Data Book (DL140/D).

The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal. See *Definitions and Testing of ECLinPS AC Parameters* in Chapter 1 (page 1–12) of the Motorola High Performance ECL Data Book (DL140/D).
The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.

Vpp(min) is defined as the minimum input differential voltage which will cause no increase in the propagation delay. The Vpp(min) is AC limited for the LVE310 as a differential input as low as 50 mV will still produce full ECL levels at the output.

5. V<sub>CMR</sub> is defined as the range within which the V<sub>IH</sub> level may vary, with the device still meeting the propagation delay specification. The V<sub>IL</sub> level must be such that the peak to peak voltage is less than 1.0 V and greater than or equal to V<sub>PP</sub>(min).

### MC100E310 ECL DC CHARACTERISTICS

			–40°C			0°C	25°C				85°C			
Symbol	Characteristic	Min	Тур	Max	Unit									
VOH	Output HIGH Voltage	-1.085	-1.005	-0.880	-1.025	-0.955	-0.880	-1.025	-0.955	-0.880	-1.025	-0.955	-0.880	V
V <sub>OL</sub>	Output LOW Voltage	-1.830	-1.695	-1.555	-1.810	-1.705	-1.620	-1.810	-1.705	-1.620	-1.810	-1.705	-1.620	V
VIH	Input HIGH Voltage	-1.165		-0.880	-1.165		-0.880	-1.165		-0.880	-1.165		-0.880	V
VIL	Input LOW Voltage	-1.810		-1.475	-1.810		-1.475	-1.810		-1.475	-1.810		-1.475	V
V <sub>BB</sub>	Output Reference Voltage	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
V <sub>EE</sub>	Power Supply Voltage	-5.25		-4.2	-5.25		-4.2	-5.25		-4.2	-5.25		-4.2	V
IIH	Input HIGH Current			150			150			150			150	μΑ
I <sub>EE</sub>	Power Supply Current		55	60		55	60		55	60		65	70	mA

#### MC100E310 PECL DC CHARACTERISTICS

			–40°C	_		0°C			25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage <sup>1</sup>	3.915	3.995	4.12	3.975	4.045	4.12	3.975	4.045	4.12	3.975	4.045	4.12	V
V <sub>OL</sub>	Output LOW Voltage <sup>1</sup>	3.170	3.305	3.445	3.19	3.295	3.38	3.19	3.295	3.38	3.19	3.295	3.38	V
VIH	Input HIGH Voltage <sup>1</sup>	3.835		4.12	3.835		4.12	3.835		4.12	3.835		4.12	V
VIL	Input LOW Voltage <sup>1</sup>	3.190		3.525	3.190		3.525	3.190		3.525	3.190		3.525	V
V <sub>BB</sub>	Output Reference Voltage <sup>1</sup>	3.62		3.74	3.62		3.74	3.62		3.74	3.62		3.74	V
VCC	Power Supply Voltage	4.75		5.25	4.75		5.25	4.75		5.25	4.75		5.25	V
IIН	Input HIGH Current			150			150			150			150	μΑ
IEE	Power Supply Current		55	60		55	60		55	60		65	70	mA

1. These values are for V<sub>CC</sub> = 5.0V. Level Specifications will vary 1:1 with V<sub>CC</sub>.

# MC100E310

```
AC CHARACTERISTICS (V<sub>EE</sub> = V<sub>EE</sub> (min) to V<sub>EE</sub> (max); V<sub>CC</sub> = V<sub>CCO</sub> = GND)
```


		-40°C			0°C			25°C			85°C				
Symbol	Characteristic	Min	Тур	Мах	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay to Output IN (differential) IN (single–ended)	525 500		725 750	550 525		750 775	550 550		750 800	575 600		775 850	ps	Note 1 Note 2
tskew	Within–Device Skew Part–to–Part Skew (Diff)			75 250			75 200			50 200			50 200	ps	Note 3
V <sub>PP</sub>	Minimum Input Swing	500			500			500			500			mV	Note 4
VCMR	Common Mode Range	-1.5		-0.4	-1.5		-0.4	-1.5		-0.4	-1.5		-0.4	V	note 5
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time	200		600	200		600	200		600	200		600	ps	20%–80%

1. The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing point of the differential output signals. See *Definitions and Testing of ECLinPS AC Parameters* in Chapter 1 (page 1–12) of the Motorola High Performance ECL Data Book (DL140/D).

The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal. See *Definitions and Testing of ECLinPS AC Parameters* in Chapter 1 (page 1–12) of the Motorola High Performance ECL Data Book (DL140/D).
The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.

Vpp(min) is defined as the minimum input differential voltage which will cause no increase in the propagation delay. The Vpp(min) is AC limited for the E310 as a differential input as low as 50 mV will still produce full ECL levels at the output.

5. V<sub>CMR</sub> is defined as the range within which the V<sub>IL</sub> level may vary, with the device still meeting the propagation delay specification. The V<sub>IL</sub> level must be such that the peak to peak voltage is less than 1.0 V and greater than or equal to V<sub>PP</sub>(min).



#### **OUTLINE DIMENSIONS**

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and *w* are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

 $\Diamond$ 

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

MC100LVE310/D

